WHAT IS CLAIMED IS:

1. Adynamic randomaccess memory (DRAM) having a refresh-control function under control by an internal refresh-control signal comprising:

a cell array having a plurality of DRAM cells divided into a plurality of blocks, the DRAM cells being driven through word lines for data transfer with bit lines;

a decoder to select word lines and bit lines connected to the cell array;

a sense amplifier to amplify data on the bit lines; and a refresh controller to limit refresh to the cell array so that at least one externally-accessed block cell among the

blocks is refreshed.

2. The DRAM according to claim 1, wherein the refresh controller includes:

a refresh counter to generate an internal address signal, the address being increased for each refresh to the cell array;

a register, provided perblock of the cellarray, the register storing information indicating whether each block has been accessed; and

a refresh limiter to halt refresh to each block that has not been accessed.

- 3. The DRAM according to claim 2, wherein the register stores information indicating whether there is a write access to each block.
- 4. The DRAM according to claim 2 further comprising an external rest terminal through which the information stored in the register is initialized per block of the cell array.
- 5. The DRAMaccording to claim 2 further comprising a reset circuit to initialize the information stored in the register.

- 6. The DRAM according to claim 2 further comprising a refresh-restriction releasing section that is data programmable for releasing the refresh limiter from refresh limit to the cell array.
- 7. The DRAM according to claim 6, wherein the refresh-restriction releasing section includes a fuse circuit.
- 8. The DRAM according to claim 6, wherein the refresh-restriction releasing section includes a bonding option.
- 9. The DRAM according to claim 6 further comprising an access detector to detect an external access to the cell array, the refresh-restriction releasing section generating a first operation-halt signal to deactivate the access detector to release the cell array from refresh limit.
- 10. The DRAMaccording to claim 9, wherein the refresh-restriction releasing section generates a second operation-halt signal to deactivate the refresh limiter to release the cell array from refresh limit.
- 11. The DRAMaccording to claim 10, wherein the refresh-restriction releasing section generates a third operation-halt signal to deactivate the register, thus deactivating all of the access detector, the refresh limiter and the register to release the cell array from refresh limit.
- 12. TheDRAMaccording to claim9, wherein therefresh-restriction releasing section generates only the first operation-halt signal to the access detector while the refresh limiter is active, with the register being set at non-active, to release the cell array from refresh limit.
- 13. TheDRAMaccording to claim 6, wherein the refresh-restriction releasing section generates a second operation-halt signal to

the refresh limiter for deactivating the refresh limitter, to release the cell array from refresh limit.

14. Adynamic randomaccessmemory (DRAM) having a refresh-control function under control by an internal refresh-control signal comprising:

a cell array having a plurality of DRAM cells divided into a plurality of blocks, the DRAM cells being driven through word lines for data transfer with bit lines;

a decoder to select word lines and bit lines connected to the cell array;

a sense amplifier to amplify data on the bit lines;

a refresh counter to generate an internal address signal, the address being increased for each refresh to the cell array;

a register, provided per block of the cell array, the register storing information indicating whether each block has been accessed; and

a refresh limiter to inhibit refresh to each block that has not been accessed.

- 15. The DRAM according to claim 14 further comprising a refresh-restriction releasing section that is data programmable for releasing the refresh limiter from refresh limit to the cell array.
- 16. The DRAMaccording to claim 15, wherein the refresh-restriction releasing section includes a fuse circuit.
- 17. The DRAMaccording to claim 15, wherein the refresh-restriction releasing section includes a bonding option.
- 18. Adynamic randomaccessmemory (DRAM) having a refresh-control function under control by an internal refresh-control signal comprising:

a cell array having a plurality of DRAM cells divided into a plurality of blocks, the DRAM cells being driven through word

lines for data transfer with bit lines;

- a decoder to select word lines and bit lines;
- a sense amplifier to amplify data on the bit lines;
- a refresh counter to generate an internal address signal, the address being increased for each refresh to the cell array;
- a register, provided perblock of the cellarray, the register storing information indicating whether each block has been accessed;
- a refresh limiter to halt refresh to each block that has not been accessed; and
- a refresh-restriction releasing section that is data programmable for releasing the refresh limiter from refresh limit to the cell array.
- 19. The DRAMaccording to claim 18, wherein the refresh-restriction releasing section includes a fuse circuit.
- 20. The DRAMaccording to claim 18, wherein the refresh-restriction releasing section includes a bonding option.